Allow GPIO ISR and state read on UP2#1030
Allow GPIO ISR and state read on UP2#1030AndreasAZiegler wants to merge 1 commit intoeclipse-mraa:masterfrom
Conversation
AndreasAZiegler
force-pushed
the
up2-isr-read
branch
from
4a5f9b8 to
ea7db20
Compare
With this change it is possible to activate ISR on a GPIO on the UP2 board and read its state. Signed-off-by: Andreas Ziegler <[email protected]>
|
Hi @AndreasAZiegler, unfortunately this will also reduce GPIO read/write performance so my take is somehow it has to be offered as an option instead. I'll add a comment with more details on #937, I think what you're really asking for is for AAEON to update their pinmuxing driver. |
|
@Propanu Thanks for your information. |
|
There were definitely some attempts to enable interrupts with the pinctrl driver Emutex provided by the community, but it's very likely you'll need to build it from source to get kernel ISR support for the board. Here are some links for the driver and the discussion I mentioned: |
2 participants
This PR addresses #937.
By setting
chardev_capable = 0it is possible to activate ISR on a pin AND read the state of the pin out.